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Abstract – Si MOS capacitors with HfTa oxide and 
oxynitride as gate dielectric were fabricated. Moreover, 
AlOxNy or TaOxNy was used as the interlayer between 
HfTa oxynitride and Si substrate to improve the 
electrical quality of the capacitors. Experimental 
results showed that the HfTaOxNy capacitor with 
TaOxNy interlayer achieved better performance with 
larger capacitance and smaller leakage current than its 
counterpart with AlOxNy interlayer. 
 
I. INTRODUCTION 
 
   High-k dielectric materials have been extensively 
researched as the replacement of conventional gate 
dielectric SiO2 for future complementary 
metal-oxide-semiconductor (CMOS) devices. Among 
them, HfO2 [1-4] is the most favorable due to its relatively 
high dielectric constant (~25) and suitable band-gap offset 
(~6 eV) with Si. However, HfO2 suffers from low 
crystallization temperature of ~500 oC [5]. And the grain 
boundaries of crystallized HfO2 would provide oxygen 
diffusion path, causing undesirable low-k interfacial layer 
growth, defect generation, threshold-voltage instability 
and large leakage current. Previous reports showed that 
adding Ta [5] or Al [6-10] can increase the thermal 
stability and threshold-voltage stability [5-6]. Also, N and 
Ta incorporations can significantly increase the 
crystallization temperature [11]. In this work, the electrical 
properties of Si MOS capacitors with HfTa-based oxide or 
oxynitride as gate dielectric are investigated. Moreover, 
TaOxNy or AlOxNy is used as the interlayer between HfTa 
oxynitride and Si substrate to further enhance the electrical 
properties. 
 
II. EXPERIMENTS 
 
 Si MOS capacitors with stacked and non-stacked 
gate dielectrics were fabricated on (100)-oriented n-type Si 
wafers with a resistivity of 0.2 ~ 0.5 ?cm. First, the Si 
wafers were cleaned by the RCA method. Then, the wafers 
were put in diluted HF (5%) for 1 min to remove the native 
SiO2. After drying the wafers by nitrogen flow, the wafers 
were immediately transferred into the vacuum chamber of 
Vacuum Discovery Deposition System made by DENTON 
Corporation. For the non-stacked dielectrics, HfTa or 
HfTaN was directly deposited on the clean Si wafers.  For 
the stacked dielectrics, 1-nm layer of TaNx or AlNx was 
first deposited on the Si surface by DC sputtering of Ta 
target or Al target in an Ar +N2 ambient at 0.03 A and 0.25 
A respectively. Then, 5-nm HfTa or HfTaN was deposited 
at the room temperature by co-sputtering of a Hf target at 
25-W RF power and a Ta target at 60-W DC power in an 
Ar or Ar+N2 ambient respectively. Then, all samples 
received a post-deposition annealing (PDA) in N2 (500 
ml/min) at 700 oC for 30 s, converting HfTa into HfTaO 
and HfTaN into HfTaOxNy by the residual oxygen in the 
N2 ambient. Al was thermally evaporated and patterned as 
the gate electrode with an area of 7.85×10-5 cm2. Finally, 
all samples were annealed at 400? in forming gas (N2/H2 
= 95/5) for 25 min.  
    High-frequency 1-MHz capacitance-voltage (C-V) 
characteristics were measured at room temperature using 
HP4284A precision LCR meter. The gate leakage current 
was measured by HP 4156A precision semiconductor 
parameter analyzer. High-field stress (at 10 MV/cm), with 
the capacitors biased in accumulation by HP 4156A 
precision semiconductor parameter analyzer, was used to 
examine device reliability in terms of changes of C-V and 
I-V curves. All measurements were carried out under a 
light-tight and electrically-shielded condition. 
 
III. RESULTS AND DISCUSSION 
 
Fig. 1 shows the C-V curve for Si MOS capacitors 
with HfTa oxide (HfTaO) or oxynitride (HfTaOxNy). It is 
observed that the HfTaOxNy sample has larger capacitance, 
indicating thinner SiOx interfacial layer. Also, the nitrogen 
incorporated in HfTaOxNy can increase the dielectric 
constant of the gate dielectric, thus resulting in larger 
capacitance [10]. Table 1 lists the extracted parameters 
from the 1-MHz C-V curve. The mid-gap interface density 
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is determined by the Terman’s method [12].The oxide 
charge density Qox is calculated by ox
ox
smfb C
QV ?? ?
, 
where ms? is the work-function difference between Al and 
Si; Vfb is the flat-band voltage and Cox is the accumulation 
capacitance. The Vfb of the HfTaO sample is positive, 
indicating negative charges in the dielectric which should 
be due to large quantity of O vacancy-related negative 
traps. On the other hand, the HfTaOxNy sample has 
positive Qox and negative Vfb. Nitrogen coupled and ionized 
at the O vacancies can remove the electron traps associated 
with the O vacancies [13]. Comparing with the HfTaO 
sample, the HfTaOxNy sample has smaller Dit, because 
nitrogen in the dielectric can passivate the dangling bonds 
at the interface between the gate dielectric and the Si 
substrate, thus reducing Dit.  
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Fig. 1 C-V curve for HfTaO and HfTaOxNy samples 
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Fig.2 Leakage current for HfTaO and HfTaOxNy samples. 
   
 
Table 1 Device parameters extracted from C-V curve. 
Fig. 2 presents the gate leakage current of the 
HfTaOxNy and HfTaO samples. Obviously the HfTaOxNy 
sample has smaller leakage current than the HfTaO sample 
due to reduced interface states, thus reduced trap-assisted 
tunneling current.  
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   Fig. 3 C-V curves (swept in 2 directions: solid for 
depletion to accumulation; open for accumulation to 
depletion) for Al/HfTaOxNy/Si capacitors with different 
interlayers. 
 
 Fig. 3 shows the C-V curve of stacked 
HfTaOxNy/TaOxNy and HfTaOxNy/AlOxNy samples. 
Compared with HfTaOxNy sample, the capacitances of the 
HfTaOxNy/AlOxNy and HfTaOxNy/TaOxNy samples in the 
accumulation are increased, which is due to suppressed 
growth of low-k SiOx interlayer. The interlayer can act as 
oxygen reaction/diffusion barrier and thus reduce the 
growth of low-k SiOx interlayer [7]. Moreover, the 
capacitance of the HfTaOxNy/TaOxNy sample increases a 
lot, which should be associated with the higher dielectric 
constant of TaOxNy (~26)  than that of AlOxNy (10). It is 
worth pointing out that the C-V curve of the 
HfTaOxNy/AlOxNy sample shifts significantly to the 
positive side. It is possibly due to the change of 
coordination number of Al3+ from six (octahedral) to four 
(tetrahedral) at the SiOx interfacial layer [5]. And 
tetrahedrally coordinated Al3+ is the source of negative 
charges in Al2O3. In this case, the Al of AlOxNy interlayer 
would diffuse into the interfacial SiOx, thus introducing 
negative charges and positive Vfb shift [8]. On the other 
hand, the C-V curve of the HfTaOxNy/TaOxNy sample 
shifts negligibly to the right, indicating no obvious charge 
introduction after the TaOxNy insertion. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Sample Cox   
(pF) 
EOT
(nm) 
Vfb  
 (V) 
Dit at midgap 
(cm-2 eV-1) 
Qox
(cm-2) 
HfTaO 55.8 4.9 0.15 2.2?1012 -1.3?1012 
HfTaOxNy 60.6 4.5 -0.22 6.6?1011 3.6?1011 
Table 2 Device parameters extracted from C-V curve. 
 
 
Table 2 shows the device parameters extracted from 
the 1-MHz C-V curves of the HfTaOxNy samples. The two 
stacked samples have lower Dit than the non-stacked 
sample. It is partially due to the passivation of dangling 
bonds by the nitrogen in the TaOxNy and AlOxNy 
interlayers. Another reason is that the TaOxNy and AlOxNy 
interlayers can act as a barrier to prevent O or Hf from 
diffusing into the Si substrate and thus further reduce the 
interface-state generation [13]. Compared with the 
HfTaOxNy/TaOxNy sample, the HfTaOxNy/AlOxNy sample 
has larger Dit, which is due to the Al piling up at the 
high-k/Si interface which produces extra interface states 
[9].  
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Fig. 4 Gate leakage current of the HfTaOxNy samples. 
 
 
Fig.4 shows the gate leakage current for all the 
samples. The gate leakage current is decreased after the 
TaOxNy or AlOxNy interlayer insertion, due to less 
interface states, thus smaller trap-assisted tunneling 
current. Compared to the HfTaOxNy/AlOxNy sample, the 
HfTaOxNy/TaOxNy sample has smaller gate leakage 
current, and hence better interface quality. 
 In order to study the reliability properties, the 
samples are biased in the accumulation region under a 
high-field (10 MV/cm) stress. Fig. 5 depicts the gate 
leakage current before and after a 3000-s stress. It is shown 
that the HfTaOxNy/TaOxNy sample has the smallest 
increase of gate leakage current after the stress, because of 
its best interface with lowest Dit. Also, the bonding energy 
of Ta-N is 22.9 eV, which is larger than that of Al-N (20.6 
eV).    
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Fig. 5 Gate leakage of the HfTaOxNy samples before 
and after a high-field stress at 10 MV/cm for 3000 s 
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Fig.  6 C-V curve of the HfTaOxNy and HfTaOxNy/TaOxNy 
samples after different stress times 
 
  Fig. 6   shows   the   typical   C-V   curves   of   the 
HfTaOxNy/TaOxNy and HfTaOxNy sample after different 
stress times. It is observed that the C-V curve of 
Sample Cox
(pF) 
EOT
(nm) 
Vfb
(V) 
Dit at midgap 
(cm-2 eV-1) 
Qox
(cm-2) 
HfTaOxNy 60.6 4.5 -0.22 6.6?1011 3.6?1011 
HfTaOxNy/TaOxNy 90.8 3.0 -0.19 3.3?1011 2.8?1011 
       HfTaOxNy/AlOxNy 61.9 4.4 0.11 4.3?1011 -1.3?1012 
HfTaOxNy/TaOxNy sample hardly change compared to the 
HfTaOxNy sample, further demonstrating the excellent 
interface quality of the TaOxNy interlayer. The Vfb shift 
after a 3000-s stress is 10 mV, which is consistent with 
others’ data [6]. 
 
III. CONCLUSION 
 
In this work, Si MOS capacitors with HfTa oxide or 
oxynitride as gate dielectric were fabricated. TaOxNy and 
AlOxNy interlayers were used to further enhance the 
electrical properties and reliability of the capacitors. 
Experiment results show that the nitrogen added in the 
dielectric is useful to improve the electrical properties with 
less mid-gap interface states and smaller gate leakage 
current. Moreover, adding a thin TaOxNy interlayer can 
further improve the electrical characteristics with larger 
capacitance, smaller gate leakage current, fewer interface 
states and less gate-leakage increase after high-field stress. 
   
 
ACKNOWLEDGEMENT 
 
The work is financially supported by the RGC of 
HKSAR, China (Project No. HKU 713308E), the HKU 
Small Project Funding (Project No. 200707176147), and 
the National Natural Science Foundation of China (Grant 
no. 60776016). 
 
REFERENCES 
[1] M. Gutowski, J. T. Jaffe, C. L. Liu and etc, 
Thermodynamic stability of high-K dielectric metal 
oxides ZrO2 and HfO2 in contact with Si and SiO2, Applied 
Physics Letters 2002, 80(11):1897-1899 
[2] B. H. Lee, L. Kang, W. J. Qi, R. Nieh, Y. Jeon, K. Onishi, 
and J. C. Lee, Ultrathin hafnium oxide with low leakage 
and excellent reliability for alternative gate dielectric 
application, IEEE IEDM. 1999:133-136. 
[3] J. Robertson, Band offsets of high dielectric constant gate 
oxides on silicon. Journal of Non-Crystalline Solids 2002, 
303:94-100.  
[4] E. P. Gusev, E. Cartier, D. A. Buchanan, M. Gribelyuk, M. 
Copel, H. Okorn-Schmidt and C. D. Emic, Ultrathin 
high-K metal oxides on silicon: processing, 
characterization and integration issues, Microelectronic 
Engineering 2001, 59:341-349. 
[5] Bae S H, Lee C H, Clark R, et al. MOS Characteristics of 
Ultrathin CVD  HfAlO Gate Dielectrics. IEEE Electron 
Device Letters, 2003, 24(9): 556~558. 
[6] C. L. Cheng, K. S. Chang-Liao, H. C. Chang and T. K. 
Wang, Electrical characteristic enhancement of 
metal-oxide-semiconductor devices by incorporating 
HfON buffer layer at HfTaSiON/Si interface, Solid-State 
Electronics 2006(50): 1024-1029 
[7] W. Wang, W. Mizubayashi, K. Akiyama, T. Nabatame 
and A. Toriumi, Systematic investigation on anomalous 
positive Vfb shift in Al-incorporated high-k gate stacks, 
Applied Physics Letters 2008(92):162901-03 
[8] Hoppe E E, Aita C, Suppression of near-edge optical 
absorption band in sputter deposited HfO2-Al2O3 
nanolaminates containing nonmonoclinic HfO2. Applied 
Physics Letters, 2008, 92(14): 14912-14914. 
[9] Zhu W J, Tamagawa T, Gibson M.  Effect of Al inclusion 
in HfO2 on the physical and electrical properties of the 
dielectrics, IEEE Electron Device Letters, 2002, 23(11): 
649-651. 
[10] M. Aoulaiche, M. Houssa, W. Deweerd and etc.,  Nitrogen 
incorporation in HfSi(N)/TaN gate stacks: impact on 
performances and NBTI, IEEE Electron Device Letters, 
2007, 28(7):613-615. 
[11] X.F. Yu, C. X. Zhu, M. F. Li, and etc., Mobility 
enhancement in TaN metal-gate MOSFETs using 
tantalum incorporated HfO2 gate dielectric, IEEE 
Electron Device Letters, 2004, 25(7): 501~503 
[12] L. M. Terman, An investigation of surface states at a 
silicon/silicon oxide interface employing 
metal-oxide-silicon diodes, Solid-State Electronics, 1962, 
5: 285–299 
[13] N. Umezawa, K. Shiraishi, K, Torii and etc., Role of 
nitrogen atoms in reduction of electron charge traps in 
Hf-based high-k dielectrics, IEEE Electron Device Letters, 
2007, 28(5): 363-365. 
 
 
 
